Monday, October 22, 2012

New job Currently recruiting for RF/IC Design Engineer - mixed levels of experience welcome!

LinkedIn Following

  • Group: JOBS 2.0: Job Search Career Networking Staffing. Post Resume -Get Paid by Employers at Resumark .com
  • Subject: Currently recruiting for RF/IC Design Engineer - mixed levels of experience welcome!

Jim Cullen posted a job: Currently recruiting for RF/IC Design Engineer - mixed levels of experience welcome!

"RF / IC Design Engineer in Cork, Ireland Adecco has a full-time permanent opportunity for an RF/IC Design Engineer. Our client provides our global customers with leading, advanced low-power RF, Mixed Signal, Digital and Systems Level design services, best-in-class SoC solutions and single chip RF SoC solutions. Job Description: Reporting to the Group Manager in Cork, the successful candidate will be responsible for playing a key role, in an experienced team undertaking system architecture, RF and analog design, verification and implementation of complex RF/analog/digital SoC solutions. The role will offer the successful applicant the opportunity to explore their technical curiosity and exposure to the latest developments in the industry and of cutting edge design techniques. This position will offer the successful candidate a competitive salary ranging from €55,000 to €90,000 depending on experience. The growing Cork office annually has internal opportunities for positions such as Technology Lead; Design Lead & Project Manager. Key Requirements: BSc in Electronic Engineering. Experience in large RF/Analog ICs/system-on-chip specifications, architectures and designs including direct experience in converting customer requirements into detailed technical specifications. Expertise in complete IC design flows would be an advantage: RF/analog IC architecture design and modelling; IP evaluation and selection, Analog/digital partitioning in mixed-signal systems; High-speed data communications; Modelling of analog systems. Expertise in the design of some of the following: PLLs Oscillators, high-speed A/D converters, DACs and filters (switched-capacitor, continuous-time). Die-size estimation and modelling the trade-offs between functionality and die-size and package selection. Familiarity with the major semiconductor process nodes and their relative advantages and disadvantages, especially in the context of RF/analog design implementation impacts. Technical curiosity and a good understanding of the latest developments in the industry and of leading-edge design techniques, willingness and ability to quickly adopt new technologies. An ability to incorporate business influences in engineering decisions. An understanding of the commercial implications of technical decisions and vice versa. Cadence, MATLAB & ADS. Strong IC layout experience. For further information contact Jim on 00353(21)4273830. “Adecco is an equal opportunity employer” http://bull.hn/l/U4HR/1"

Don't want to get activity notifications: Change your following people settings »

Learn more about following people's activity

 
This email was intended for Openings India (Owner, Recruitment India). Learn why we included this. © 2012, LinkedIn Corporation. 2029 Stierlin Ct. Mountain View, CA 94043, USA
 

No comments:

Earlier Posts